

WHAT IS CLAIMED IS:

1. A switched-capacitor operational amplifier circuit, comprising:
- an operational amplifier, having an input and an output;
  - a first sampling capacitor;
  - an error capacitor, connected to the first sampling capacitor at a first  
5 node, and connected to the input of the operational amplifier;
  - a second sampling capacitor;
  - a feedback capacitor, connected to the second sampling capacitor at a  
second node;
  - a grounding switch for connecting the first node to a ground potential  
10 responsive to a first clock phase;
  - first and second sampling switches, for connecting the first and second  
sampling capacitors to complementary input voltages responsive to the first clock phase;
  - sampling feedback switches, for connecting the feedback capacitor  
between the input and output of the operational amplifier through the second node  
15 responsive to the first clock phase;
  - a feedback switch, for connecting the output of the operational amplifier  
to the first sampling capacitor responsive to a second clock phase; and
  - grounding switches, for connecting the feedback capacitor to ground  
potential responsive to the second clock phase.

2. The circuit of claim 1, further comprising:
- a discharge switch, for connecting the second sampling capacitor to  
ground potential responsive to the second clock phase.

3. The circuit of claim 1, further comprising:
- a first difference network, coupled to the first node, and comprising:

*Cancelled*

a third sampling capacitor, connected to the first node;  
a third sampling switch, for connecting the third sampling  
5 capacitor to an input voltage responsive to the first clock phase;  
a fourth sampling switch, for connecting the third sampling  
capacitor to a reference voltage responsive to the second clock phase; and  
a second difference network, comprising:  
a fourth sampling capacitor, connected to the second node;  
10 a fifth sampling switch, for connecting the fourth sampling  
capacitor to a negative reference voltage responsive to the first clock phase;  
a discharge switch, for connecting the fourth sampling capacitor  
to ground responsive to the second clock phase.

4. The circuit of claim 1, wherein the operational amplifier has an inverting input  
and a non-inverting input;  
wherein the non-inverting input is connected to ground potential; and  
wherein the inverting input is connected to the error capacitor.

5. A pipelined analog-to-digital converter, comprising:  
a sample-and-hold circuit, having an input receiving an analog input signal, and  
having an output;

PN a plurality of pipeline stages, each having an input and an output, the input of  
5 the first of the plurality of pipeline stages connected to the output of the sample-and-  
hold circuit, and the input of each of the other pipeline stages connected to the output of  
a preceding one of the pipeline stages, each of the plurality of pipeline stages  
comprising:

an analog-to-digital converter stage, having an input connected to the  
10 input of its pipeline stage and having an output;

a digital-to-analog converter stage, having an input connected to the  
output of the analog-to-digital converter stage, and having an output; and

a residual gain generator circuit, having a first input connected to the input of its pipeline stage, having a second input connected to the output of the digital-to-analog converter stage, and having an output coupled to the output of its pipeline stage;

a clock generator circuit, for generating a first clock phase and a second clock phase;

wherein the sample-and-hold circuit operates according to a sample phase responsive to the first clock phase, and a hold phase responsive to the second clock phase, the sample-and-hold circuit generating an approximate output voltage during its sample phase;

wherein the analog-to-digital converter stage of the first pipeline stage operates according to a sample phase responsive to the first clock phase to sample the approximate output voltage of the sample-and-hold circuit, and an operate phase responsive to the second clock phase;

and wherein the residual gain generator circuit of the first pipeline stage operates according to a sample phase responsive to the second clock phase, and an operate phase responsive to the first clock phase.

PN 2/6. The circuit of claim 5, wherein the residual gain generator circuit of each of the pipeline stages operates according to a sample phase and an operate phase, and generates an approximate output voltage during its sample phase;

and wherein the analog-to-digital converter stage of each of the pipeline stages operates according to a sample phase and an operate phase, and samples an approximate output voltage at its input in the sample phase.

<sup>3</sup> 11. The circuit of claim <sup>2</sup> 6, wherein the analog-to-digital converter stage of each odd-numbered pipeline stage operates according to a sample phase responsive to the first clock phase, and an operate phase responsive to the second clock phase;

and wherein the analog-to-digital converter stage of each even-numbered  
5 pipeline stage operates according to a sample phase responsive to the second clock phase, and an operate phase responsive to the first clock phase.

<sup>4</sup> 12. The circuit of claim <sup>3</sup> 7, wherein the residual gain generator circuit of each odd-numbered pipeline stage operates according to a sample phase responsive to the second clock phase and an operate phase responsive to the first clock phase, and generates an approximate output voltage during its sample phase;

PN 5 and wherein the residual gain generator circuit of each odd-numbered pipeline stage operates according to a sample phase responsive to the first clock phase and an operate phase responsive to the second clock phase, and generates an approximate output voltage during its sample phase.

<sup>5</sup> 13. The circuit of claim <sup>2</sup> 6, wherein the residual gain generator circuit of each odd-numbered pipeline stage operates according to a sample phase responsive to the second clock phase and an operate phase responsive to the first clock phase, and generates an approximate output voltage during its sample phase;

5 and wherein the residual gain generator circuit of each odd-numbered pipeline stage operates according to a sample phase responsive to the first clock phase and an operate phase responsive to the second clock phase, and generates an approximate output voltage during its sample phase.

<sup>6</sup> 14. The circuit of claim <sup>2</sup> 6, wherein the sample-and-hold circuit comprises:  
an operational amplifier, having an input and an output;  
a first sampling capacitor;

an error capacitor, connected to the first sampling capacitor at a first  
 5 node, and connected to the input of the operational amplifier;  
 a second sampling capacitor;  
 a feedback capacitor, connected to the second sampling capacitor at a  
 second node;  
 a grounding switch for connecting the first node to a ground potential  
 10 responsive to a first clock phase;  
 first and second sampling switches, for connecting the first and second  
 sampling capacitors to complementary analog input signals responsive to the first clock  
 phase;  
 sampling feedback switches, for connecting the feedback capacitor  
 15 between the input and output of the operational amplifier through the second node  
 responsive to the first clock phase;  
 a feedback switch, for connecting the output of the operational amplifier  
 to the first sampling capacitor responsive to a second clock phase; and  
 grounding switches, for connecting the feedback capacitor to ground  
 20 potential responsive to the second clock phase.

PN 7 11. The circuit of claim <sup>2</sup>~~6~~, wherein each residual gain generator circuit comprises:  
 an operational amplifier, having an input and an output;  
 a first sampling capacitor;  
 an error capacitor, connected to the first sampling capacitor at a first  
 5 node, and connected to the input of the operational amplifier;  
 a second sampling capacitor;  
 a feedback capacitor, connected to the second sampling capacitor at a  
 second node;  
 a grounding switch for connecting the first node to a ground potential  
 10 responsive to a sample clock phase;

first and second sampling switches, for connecting the first and second sampling capacitors to complementary input voltages responsive to the sample clock phase;

15 sampling feedback switches, for connecting the feedback capacitor between the input and output of the operational amplifier through the second node responsive to the sample clock phase;

a feedback switch, for connecting the output of the operational amplifier to the first sampling capacitor responsive to an operate clock phase;

20 grounding switches, for connecting the feedback capacitor to ground potential responsive to the operate clock phase;

a first difference network, coupled to the first node, and comprising:

a third sampling capacitor, connected to the first node;

a third sampling switch, for connecting the third sampling capacitor to an input voltage responsive to the sample clock phase;

25 a fourth sampling switch, for connecting the third sampling capacitor to a reference voltage responsive to the operate clock phase; and

a second difference network, comprising:

a fourth sampling capacitor, connected to the second node;

30 a fifth sampling switch, for connecting the fourth sampling capacitor to a negative reference voltage responsive to the sample clock phase;

a discharge switch, for connecting the fourth sampling capacitor to ground responsive to the operate clock phase.

PN 8 1  
12. The circuit of claim 5, wherein each of the analog-to-digital converter stages comprises a 1.5 bit analog-to-digital converter.

9 8  
13. The circuit of claim 12, further comprising:  
a digital correction circuit, coupled to each of the analog-to-digital converter stages, for generating a digitally correct output from the pipelined analog-to-digital converter.

14. A method of operating an operational amplifier circuit, comprising:  
in a first clock phase, storing an input voltage on a first sampling capacitor, and applying a negative of the input voltage to a second capacitor;  
in the first clock phase, operating an operational amplifier to generate an  
5 approximate output voltage responsive to the negative of the input voltage at the second capacitor;  
in the first clock phase, storing an error voltage at an input of the operational amplifier on an error capacitor, the error voltage corresponding to a voltage above ground potential at the input of the operational amplifier;  
10 in a second clock phase, connecting the first sampling capacitor in series with the error capacitor to the input of the operational amplifier and operating the operational amplifier.

15. The method of claim 14, wherein the step of operating the operational amplifier in the first clock phase comprises:  
connecting the second capacitor to the input of an operational amplifier;  
and  
5 connecting an output of the operational amplifier through a feedback capacitor to the input of the operational amplifier.

16. The method of claim 15, wherein the step of storing an error voltage comprises:  
connecting an error capacitor between the input of the operational amplifier and a ground potential.

17. The method of claim 14, further comprising:  
in the first clock phase, applying a negative reference voltage to a third capacitor connected to the input of the operational amplifier;

*Cancelled*

in the second clock phase, connecting a reference voltage to a fourth  
5 capacitor in series with the error capacitor to the input of the operational amplifier.

<sup>10</sup> 18. A method of converting an analog input signal to a digital signal, comprising the steps of:

in a first clock phase, sampling the analog input signal and generating an approximate sampled output voltage;

5 in the first clock phase, sampling the approximate sampled output voltage with a first analog-to-digital converter;

in a second clock phase, generating a corrected sampled output voltage responsive to the sampled analog input signal;

PN 10 in the second clock phase, operating the first analog-to-digital converter to produce a digital output bit, and operating a first digital-to-analog converter to produce a reference voltage, both corresponding to the sampled approximate sampled output voltage; and

in the second clock phase, operating a first residual gain generator circuit to sample the corrected sampled output voltage and to generate an approximate  
15 residual voltage responsive to the corrected sampled output voltage and the reference voltage; and

in a next instance of the first clock phase, operating the first residual gain generator circuit to generate a corrected residual voltage.

11 <sup>10</sup> 19. The method of claim 18, further comprising:

repeating the first and second clock phases in a periodic fashion;

in the second clock phase, sampling the approximate residual voltage with a second analog-to-digital converter;

5 in the next instance of the first clock phase, operating the second analog-to-digital converter to produce a digital output bit, and operating a second digital-to-analog converter to produce a reference voltage, both corresponding to the sampled approximate residual voltage;



in the next instance of the first clock phase, operating a second residual  
10 gain generator circuit to sample the corrected sampled output voltage and to generate  
an approximate residual voltage responsive to the corrected residual voltage and the  
reference voltage; and

in a next instance of the second clock phase, operating the second residual  
gain generator circuit to generate a corrected residual voltage.

<sup>12</sup> 20. The method of claim <sup>10</sup> ~~18~~, wherein the step of sampling the analog input signal  
and generating an approximate sampled output voltage comprises:

in the first clock phase, storing an input voltage on a first sampling  
capacitor, and applying a negative of the input voltage to a second capacitor;

PN 5 in the first clock phase, operating an operational amplifier to generate an  
approximate output voltage responsive to the negative of the input voltage at the second  
capacitor;

wherein the method further comprises:

10 in the first clock phase, storing an error voltage at an input of the  
operational amplifier on an error capacitor, the error voltage corresponding to a voltage  
above ground potential at the input of the operational amplifier;

and wherein the step of generating a corrected sampled output voltage  
comprises:

15 in the second clock phase, connecting the first sampling capacitor in  
series with the error capacitor to the input of the operational amplifier and operating the  
operational amplifier.

<sup>13</sup> 21. The method of claim <sup>10</sup> ~~18~~, wherein the step of operating a first residual gain  
generator circuit to sample the corrected sampled output voltage and to generate an  
approximate residual voltage responsive to the corrected sampled output voltage and  
the reference voltage comprises:

5 in the second clock phase, storing an input voltage on a first sampling  
capacitor, and applying a negative of the input voltage to a second capacitor;

in the second clock phase, operating an operational amplifier to generate an approximate output voltage responsive to the negative of the input voltage at the second capacitor; and

10 in the second clock phase, applying a negative reference voltage to a third capacitor connected to the input of the operational amplifier;

wherein the method further comprises:

in the second clock phase, storing an error voltage at an input of the operational amplifier on an error capacitor, the error voltage corresponding to a voltage  
15 above ground potential at the input of the operational amplifier;

and wherein the step of operating the first residual gain generator circuit to generate a corrected residual voltage, in the next instance of the first clock phase, comprises:

connecting the first sampling capacitor in series with the error capacitor  
20 to the input of the operational amplifier and operating the operational amplifier; and

connecting a reference voltage to a fourth capacitor in series with the error capacitor to the input of the operational amplifier.

\* \* \* \* \*